TATES PATENT AND TRADEMARK OFFICE

Applicant:

Brian G. Johnson et al.

Group Art Unit:

2651

Serial No.:

10/634,130

Examiner:

Filed:

August 4, 2003

For:

Multilayered Phase Change Memory

Atty. Dkt. No.:

ITO.0045US (P16093)

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant submits the references listed on the attached form PTO 1449 together with any required copies of such references.

This statement is being filed before the receipt of a first Office action on the merits. Please apply any charges or credits to Deposit Account 20-1504 (ITO.0045US).

Respectfully submitted,

Timethy N. Trop, Reg. No. 28,994

TROP, PRUNER & HU, P.C. 8554 Katy Freeway, Suite 100

Houston, Texas 77024

(713) 468-8880 [Phone]

(713) 468-8883 [Fax]

Date of Deposit: I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed

to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Sherry Tipton

INFORMATION DISCLOSURE CITATION (Use several sheets if necessary)

ATTY DOCKET NO. ITO.0045US (P16093) SERIAL NO. 10/634,130

APPLICANT(S):

BRIAN G. JOHNSON AND STEPHEN J. HUDGENS

FILING DATE:

GROUP ART UNIT:

2651

August 4, 2003

U.S. PATENT DOCUMENTS

			U.S. PA	TENT DOCUMENTS			
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	A.						
	B.						
****	C.						
-			FOREIGN I	PATENT DOCUMENTS	1 199		
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
	D.						
	E.						
	F.						
	1	OTHER DOCU	MENTS (Includir	ng Author, Title, Date, Pertin	ent Pages, Etc	c.)	
	G.	Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Kim, H.J., Jeong, W.C., Lee, S.Y. Park, J.H., Ryoo, K.C, Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.H., Park, S.C Jeong, U.I., Jeong, H.S. and Kim, Kinam, "Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors," presented at 2003 19th IEEE Non-Volatile Semiconductor Memory Workshop, Monterey, California, February 26-20, 2003					
	H.	 H. Ha, Y.H., Yi, J.H., Horii, H., Park, J.H., Joo, S.H., Park, S.O., Chung, U-In and Moon, J.T., "An Edge Contact Type Cell for Phase Change RAM Featuring Very Low Power Consumption," presented at IEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 I. Hwang, Y.N., Hong, J.S., Lee, S.H., Ahn, S.J., Jeong, G.T., Koh, G.H., Oh, J.H., Kim, H.J., Jeong, W.C. Lee, S.Y., Park, J.H., Ryoo, K.C., Horii, H., Ha, Y.H., Yi, J.H., Cho, W.Y., Kim, Y.T., Lee, K.H., Joo, S.F. Park, S.O., Chung, U.I., Jeong, H.S. and Kim, Kinam, "Full Integration and Reliability Evaluation of Phachange RAM Based on 0.24 mm-CMOS Technologies," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 J. Horii, H., Yi, J.H., Park, J.H., Ha, Y.H., Baek, I.G., Park, S.O., Hwang, Y.N., Lee, S.H., Kim, Y.T., Lee, K.H., Chung, U-In and Moon, J.T., "A Novel Cell Technology Using N-doped GeSbTe Films for Phase Change RAM," presented at IEEE 2003 Symposium on VLSI Technology, Kyoto, Japan, June 12-14, 2003 					
	1.						
	J.						
	K.	Parkinson, W.D., Low filed December 13, 20		ory Access Devices," U.S. Pa	atent Applicati	on Serial No	o. 10/319,769
	Lowrey, T.A., "Memory and Access Device and Method Therefor," U.S. Patent Application 10/319,764, filed December 13, 2002						
	M.				**************************************		
XAMINER				DATE CONSIDERED			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.